

# CUDA and Applications to Task-based Programming





B. Kerbl <sup>1</sup> , M. Kenzel <sup>2</sup>, M. Winter <sup>3</sup>  and M. Steinberger <sup>3,4</sup> 

<sup>1</sup>TU Wien, Institute of Visual Computing and Human-Centered Technology, Austria

<sup>2</sup>Saarland University, Computer Graphics Lab, Germany

<sup>3</sup>Intelligent Cloud Rendering Laboratory, Huawei Technologies, Austria

<sup>4</sup>Graz University of Technology, Institute of Computer Graphics and Vision, Austria



## Abstract

Since its inception, the CUDA programming model has been continuously evolving. Because the CUDA toolkit aims to consistently expose cutting-edge capabilities for general-purpose compute jobs to its users, the added features in each new version reflect the rapid changes that we observe in GPU architectures. Over the years, the changes in hardware, growing scope of built-in functions and libraries, as well as an advancing C++ standard compliance have expanded the design choices when coding for CUDA, and significantly altered the directives to achieve peak performance. In this tutorial, we give a thorough introduction to the CUDA toolkit, demonstrate how a contemporary application can benefit from recently introduced features and how they can be applied to task-based GPU scheduling in particular. For instance, we will provide detailed examples of use cases for independent thread scheduling, cooperative groups, and the CUDA standard library, libcu++, which are certain to become an integral part of clean coding for CUDA in the near future.

## 1. Presenter Details

**Bernhard Kerbl** ✉ is a post-doctoral university assistant at TU Wien. He obtained his PhD at Graz University of Technology for his research into GPU scheduling, real-time rendering, parallel data structures, and geometry processing. He has published papers on these topics at major computer science venues, including Eurographics, ACM CHI, and SIGGRAPH. His interests include real-time rendering, parallel programming, and high-performance computing. In 2019, he briefly joined Epic Games to work on Unreal Engine 5's Nanite feature. Bernhard regularly reviews technical papers for top-tier venues and has been part of the IPC for the Eurographics and High-Performance Graphics conferences. He has taught graphics and CUDA-related courses at three Austrian universities.

**Michael Kenzel** ✉ is a researcher at the German Research Center for Artificial Intelligence. His research interests focus on the areas of GPU programming models, high-performance computing, and real-time graphics with numerous publications at reputable venues, including Eurographics, SIGGRAPH, and SIGGRAPH Asia. He has been involved in teaching courses in the areas of GPU programming as well as computer graphics for many years at Graz University of Technology and recently at Saarland University.

**Martin Winter** ✉ is currently working in the area of cloud rendering at the *Intelligent Cloud Rendering Laboratory for Huawei Technologies Austria GmbH*. He finished his PhD at Graz University of Technology, Austria, with a dissertation titled "GPU-autonomous Dynamic Graph and Memory Management" in July, 2021. He has published several first-author papers at conferences (HPEC'17, SC'18, PPOPP'19, ICS'20 and PPOPP'21), as well as a number of second-author publications, even winning the best student paper award at HPEC'17. His research interests include high-performance computing, dynamic graph / resource management, task scheduling on GPUs as well as geometry processing and he previously taught the introductory GPU programming course at Graz University of Technology.

**Markus Steinberger** ✉ is an Associate Professor at Graz University of Technology, Austria, and the Director of the Intelligent Cloud Rendering Laboratory at Huawei Technologies. His biggest honors include the promotion sub auspiciis praesidentis rei publicae in 2014, being the first Austrian to win the GI Dissertation Prize, and winning the Heinz Zemanek Prize. His research interests are reflected by the numerous awards won by his papers, including ACM CHI, IEEE Infovis, Eurographics, ACM NPAR, EG/ACM HPG, and IEEE HPEC best paper.

## 2. Intended Audience

The target audience possesses basic to advanced knowledge of parallel algorithms and graphics APIs. This tutorial intends to attract viewers with a strong interest in understanding and optimizing for the underlying mechanisms of parallel execution on GPU hardware. Senior developers get a chance to acquaint themselves with recent CUDA features and their impact on kernel design. Furthermore, the audience is introduced to task-based applications of CUDA beyond the classic many-kernel programming pattern.

## 3. Previous Occurrence, Attendance, and Improvements

This tutorial was first held at Eurographics 2021, which was implemented as an online event. At the time of streaming, the number of live viewers on Youtube peaked at 60, yielding the highest number of live attendees for a tutorial this year. The recorded version of the first half, which was only uploaded to Youtube after the conference, counts more than 360 total views, making it the most-viewed tutorial of EG'21.

In contrast to last year's presentation, we will focus on novel CUDA features that were either omitted or only touched upon last year. These include important aspects for performance, such as the L2 set-aside cache, barriers and CUDA graphs, as well convenience mechanisms and libraries, such as libcu++ and cooperative groups. Furthermore, we will extend our description of task-based programming to incorporate more applications, including software rasterization, which—with the arrival of Unreal Engine's Nanite—has recently become a highly requested use case. In addition, we have prepared a comprehensive set of code samples and exercises since last year, which attendees may use to explore and experiment while following along with the tutorial, or for self-studying afterward.

## 4. Available Material

The current tutorial's material is available in full at [cuda-tutorial.github.io](https://github.com/cuda-tutorial). This includes last year's course notes and recordings, as well as a link to the CUDA samples code base.

## 5. Schedule

We provide material for a full-day tutorial (**4×90 minutes**). However, it is also easily possible to present it using a half-day format (**2×90 minutes**): Given that this tutorial was last held only a year ago at Eurographics 2021, the introductory first half may well be skipped for presentation at Eurographics 2022, and thus this year's tutorial could focus on recent features, new developments, and applications only.

To provide a profound understanding of how CUDA applications can achieve peak performance, the first half of this tutorial outlines the modern CUDA architecture. Following a basic introduction, we expose how language features are linked to—and constrained by—the underlying physical hardware components. Furthermore, we describe common applications for massively parallel programming, offer a detailed breakdown of potential issues, and list ways to mitigate performance impacts. An exemplary analysis of PTX and SASS snippets illustrates how code patterns in CUDA are mapped to actual hardware instructions.

In the second half, we will focus on novel features that were enabled by the arrival of CUDA 10+ toolkits and the Volta+ architectures, such as ITS, tensor cores, and the graph API. In addition to basic use case demonstrations, we outline our own experiences with these capabilities and their potential performance benefits. We also discuss how long-standing best practices are affected by these changes and describe common caveats for dealing with legacy code on recent GPU models. We show how these considerations can

be implemented in practice by presenting state-of-the-art research into task-based GPU scheduling and how the dynamic adjustment of thread roles and group configurations can significantly increase performance.

## 1. Fundamentals of CUDA

- 1.1. History of the GPU
- 1.2. The CUDA execution model
- 1.3. Kernels, grids, blocks and warps
- 1.4. Building CUDA applications
- 1.5. Debugging and Profiling
- 1.6. Common CUDA libraries

## 2. Understanding the GPU hardware

- 2.1. The CUDA memory model
- 2.2. Warp scheduling and latency hiding
- 2.3. Independent thread scheduling
- 2.4. Performance metrics and optimization
- 2.5. Basics of PTX and SASS

## 3. Recent CUDA features and trends

- 3.1. Synchronization with independent thread scheduling
- 3.2. Graph API
- 3.3. Barriers
- 3.4. Tensor cores
- 3.5. Set-aside L2 cache
- 3.6. libcu++: a standard library for CUDA
- 3.7. Global memory vs. texture memory
- 3.8. Shared memory vs. the L1 cache

## 4. Task-based CUDA programming

- 4.1. Programming on different levels of the GPU hierarchy
- 4.2. Persistent threads and megakernels
- 4.3. Dynamic parallelism and task-queues
- 4.4. GPU queues
- 4.5. Dynamic memory management
- 4.6. Mixed-parallelism usage scenarios: image processing, software rasterization, mesh subdivision, building spatial acceleration structures and more

## 6. Outline

In the first part of this tutorial, we will give a quick overview of the history of the GPU, followed by an introduction to CUDA and how to set up basic CUDA applications. Afterward, we will consider the CUDA execution model and how it maps to the underlying hardware architecture, followed by a few examples for writing CUDA code and the first steps towards performance optimization. We will focus on the basic execution hierarchy, as well as the concept of warp scheduling and latency hiding. We will discuss tools for debugging and profiling, as well as the most important CUDA libraries.

In the second part, we will consider the different types of memory that CUDA provides to developers. Furthermore, we will analyze the actual behavior of the underlying hardware when responding to memory requests and how to optimize data layouts for peak performance. We will discuss the two different layers of compiled

CUDA code: PTX and SASS. We will look at some examples of the different types of machine code and give examples of efficient and high-overhead instructions with respect to throughput and achievable occupancy on the GPU.

In the third part, we treat advanced mechanisms of CUDA that were not covered by earlier parts, novel features of recent toolkits and architectures, as well as overall trends and caveats for future developments. The relevant features that we will discuss include managed memory, independent thread scheduling details, cooperative groups, the libcu++ standard library, tensor cores, the set-aside L2 cache. For each of them, we provide use cases and, where applicable, important factors to consider when first introducing them into existing codebases, as well as pitfalls when porting legacy code to accommodate these new mechanics. We also provide our own personal recommendations for managing new GPU features.

In the final part of the tutorial, we will cover the different levels of the GPU hierarchy and how they can be exploited for different programming patterns. We then turn to task scheduling, first detailing queues on GPUs, a core component of most task scheduling approaches [KMK\*18, KKM\*18]. Based on such queues, we then build different schemes for task scheduling on the GPUs, controlled from the CPU or entirely from the GPU.

Lastly, we will demonstrate several examples, which are either enabled only through task parallelism, greatly benefit from it, or can exploit it to achieve mixed parallelism during execution. These include applications to programmable rasterization [KKT\*18, KKSS17, KKSS18], geometric reasoning [KKSS15, MKD\*15], procedural content generation and provisioning [MJK\*21], as well as common linear algebra and graph operations [SKK\*12, SKB\*14, KKS\*17, WMZ\*18, WMPS20].

## 7. Sample Course Notes

These samples are text-only. For the full course notes, including illustrations, please visit the tutorial's website using the link provided above.

### 7.1. Managed Memory

Ever since compute capability 3.0 (Kepler), CUDA has had support for the basic concept of unified memory. The methods for managing it allow for a significant amount of control, even on devices where it is not supported directly by the system allocators. The fundamental additions to the CUDA architecture that managed memory provides are the `__managed__` keyword for defining variables in memory, as well as the `cudaMallocManaged` method to allocate storage on the host side. The managed memory will automatically be migrated to the location where it is accessed, without explicit commands to trigger the transfer. This solution decouples the handle to a memory range from its actual physical storage, which is transient and may change multiple times during execution. Initially, there was a noticeable performance penalty associated with the use of unified memory, but recently, managed memory has experienced a significant boost, making it much more practical than it used to be in addition to simplifying the code base, so we will quickly revisit it here.

With unified or managed memory, both the CPU and GPU may try to access the same variables at the same time since kernel launches and CPU-side execution are asynchronous. While it is now possible on some systems to have concurrent accesses, older cards with compute capability lower than 6.0 and even moderately modern ones may not support it. In this case, the CPU must ensure that its access to managed memory does not overlap with kernel execution. This can, for instance be achieved with synchronization primitives.

Important performance guidelines for managed memory include the avoidance of excessive faulting. Furthermore, it should be ensured that data is always close to the processor that accesses it most frequently. Lastly, when memory is often migrated between host and device, this can quickly lead to thrashing, which is detrimental to performance as well. Managed memory has recently been made significantly more effective insofar as the migration of data can now occur with a fine-granular page faulting algorithm, which somewhat alleviates these problems. However, developers can additionally provide hints that make memory management easier at runtime. In order to do so, they can „prefetch“ memory to a certain location ahead of it being used. Furthermore, developers can define general advice on the utilization of memory to indicate the preferred location of physical storage, the devices where it should remain mapped, and whether or not the access is governed by reading rather than writing.

## 7.2. Independent Thread Scheduling in Practice

Let us now move on to take another look at some of the details of Independent Thread Scheduling, which was introduced with the Volta architecture. We previously discussed the behavior of ITS, and how it enables, for instance, use cases where threads in the same warp may wait on each other, which would have caused a deadlock with legacy scheduling. However, with guaranteed progress, such algorithms are now safe to implement in CUDA.

The switch to disable or enable ITS can be enforced by selecting a particular target compute capability for compilation. Currently, GPU models still support both modes. Given that code is safely written with possible synchronization scenarios in mind, it is possible to run applications on newer GPUs with ITS enabled/disabled to see the different results. It is not yet certain if legacy scheduling will eventually be abandoned from GPU hardware in favor of ITS. Other GPU compute APIs, like OpenGL's compute shader, currently default to legacy scheduling for compatibility reasons.

There are, of course a few limitations to ITS. First of all, ITS cannot absolve developers of improper parallel coding. While it can, in fact, take care of deadlocks, it is still very much required of developers to be aware of the scheduling model of GPUs to make sure they can avoid live locks as well. Second, ITS can only provide a progress guarantee for threads and warps that are resident at any point in time. That is, in case of a large launched grid, if the progress of threads depends on a thread that was not launched until all SMs were filled up, the system cannot progress and will hang since resident warps are not switched out until they complete execution. Lastly, ITS, due to the fact that it is not guaranteed to

reconverge, may break several assumptions regarding warp-level programming. In order to ensure a fully or partially reconverged warp, developers must make proper use of `__syncwarp` and can no longer assume lockstep progress at warp level, which is a hard habit to break.

## 7.3. Warp Synchronization

`__syncwarp` may, at first glance, seem like a smaller version of `syncthreads`; however, when running on Volta or newer architectures, it has a number of interesting peculiarities that make it more versatile. Most importantly, `__syncwarp` is parameterized by a mask that indicates the threads that should participate in synchronization, in contrast to `syncthreads`, which must always include all non-exited threads in the block. `__syncwarp` may be executed from different points in the program, enabling, for instance, a warp to synchronize across two different branches, as long as the masks match. If optimizations at warp-level are made by developers, in order to write correct code, they will need to make generous use of `__syncwarp` in many common patterns.

## 7.4. CUDA Graph API

Many applications consist of not one but many kernels that are in some way pipelined or processed iteratively. Usually, the nature of the computations that must occur does not change significantly, and a program performs the same steps in the same order for a number of iterations. A good example would, for instance, be the simulation of game physics, where in each frame, several small, incremental updates are made to achieve adequate precision. These applications can often easily be expressed in the form of a graph, where each step represents a node and edges indicate dependencies. CUDA graphs enable the definition of applications with this graph structure in order to separate the definition of program flow and execution.

When one places a kernel into a stream, the host driver performs a sequence of operations in preparation for the execution of the kernel. These operations are what are typically called “kernel overhead”. If the driver, however, is aware of the program structure and the operations that will be repeatedly launched, it can make optimizations in preparation for this particular workload. In order to enable the driver to exploit this additional knowledge, developers can construct these graphs either from scratch or existing code. CUDA graphs support fundamental node types that suffice to build arbitrary applications from their combinations. It is possible to create, attach and parameterize nodes at any point before the graphs are made final.

In CUDA without graph APIs, we rely on streams in order to define the dependencies between different CUDA operations. By sorting commands into different streams, we indicate that they are not dependent on one another and can be concurrently scheduled. When using the graph API to build graphs from scratch, by default, no dependencies are assumed. That is, if multiple kernel execution nodes are added to a graph without the definition of a dependency, they will execute as if they were all launched into separate streams. When commands are recorded into a graph, the conventional dependency model is assumed. For instance, if a single

stream is recorded, all commands that may have potential dependencies on one another are treated as such. If multiple streams are being recorded, the commands in different streams may run concurrently. Capturing multiple streams into a graph takes a little extra care. Each captured graph must have an origin stream, and other captured streams must somehow be associated with the origin. Simply starting a capture in one stream before commands are executed in another will not suffice. In order to establish this association, one stream may, for instance, wait on an empty event from the origin stream. This way, the dependency of one stream on the other is made explicit and captured in the graph as well.

### 7.5. Exploiting Tensor Cores

A highly popular topic of GPUs today is the introduction of tensor cores and their crucial part in many machine learning algorithms. For those of you who wondered what exactly it is that tensor cores do, we will now take a short look under the hood and describe what makes them tick. With the arrival of the Volta architecture, NVIDIA GPUs have added a new function unit to the streaming multiprocessors, that is, the tensor core. The number and capability of tensor cores are rising quickly, and they are one of the most popular features currently. A tensor core and its abilities are easily defined: each tensor core can perform a particular fused matrix operation based on 3 inputs: a  $4 \times 4$  matrix  $A$ , a  $4 \times 4$  matrix  $B$ , and a third  $4 \times 4$  matrix for accumulation, let's call it  $C$ . The result that a single tensor core can compute is  $A \times B + C$ , which on its own does not seem too helpful. However, the strength of tensor cores originates from its collaboration with other cores to process larger constructs.

This collaboration can be achieved in one or two ways. The first is by using one of the readily-available libraries that make use of these capabilities in highly-optimized kernels, such as TensorRT, cuDNN, or cuBLAS. For general purpose applications, it is recommended to use these solutions for higher performance. However, the access to tensor cores is also exposed in CUDA directly via a separate header for matrix multiplication and accumulation of small matrices, which are usually only a part of the total input. These matrix tiles, or „fragments“, can be larger than  $4 \times 4$  if threads in a warp cooperate. The MMA headers define warp-level primitives; that is, tensor cores must be utilized collaboratively by all the threads in a given warp.

The performance of these computations is significant since the tensor core is optimized for this very specific operation. A tensor core can achieve 64 fused-multiply-add operations per clock. With 8 tensor cores per SM, this leads to a vast 1024 operations performed in each cycle. However, restrictions do apply in their utilization. A common assumption is that tensor cores work directly on single-precision floating-point values; however, this is only true for the accumulation part of the operation. So far, the input fragments  $A$  and  $B$  may not be 32-bit wide, but rather 16-bit half-precision or the more adaptive `tf32` type, which has a bigger range than half-precision types. The choice of what data types are used as input directly affects the maximum size of the fragments that can be collaboratively computed. A common configuration, with half-precision for input fragments  $A$  and  $B$ , enables warps to compute MMA operations on  $16 \times 16$  fragments. When using, e.g., `tf32` for  $A$  and  $B$  instead, one of the dimensions must be halved.

Although knowing the exact functionality of tensor cores is interesting, a much more practical approach for the most common use cases, like machine learning, is to use the available libraries, like TensorRT. The corresponding solutions support the loading and inference with network layouts in common machine learning formats, such as ONNX, and can compute results with unprecedented performance.

### 7.6. Recently Added Warp-Level Primitives

Let us now turn to the warp-level primitives that we haven't discussed so far. In addition to shuffling and voting, recent architectures have introduced additional primitives that provide interesting use cases for optimization. Two new exciting operations can now occur with high efficiency within a warp. One is the `__match_sync` operation, which has been enabled since Volta. Previously, we had the `__ballot` operation, which enabled us to find out for which threads in a warp a certain predicated evaluates to true. However, now threads can individually identify the threads whose value in a given register matches their own. Additionally, it is now possible to reduce results from registers to a single result with a single instruction. This functionality is accelerated in hardware with the Ampere architecture. For the first of the two, we can easily find interesting use cases. Consider, for instance, the task of processing a mesh. For rendering and many other geometry tasks, meshes are split into triangle batches with a given number of indices. When processing must be performed per vertex, e.g., for vertex shading, in order to exploit significant reuse of vertices in a mesh, duplicate vertices can be identified, and each unique vertex can only be shaded once. This was, for instance, realized in our previous work on enabling vertex reuse on the GPU in software. Previously, we addressed this by shuffling vertex indices and recording duplicates among threads. However, with the Volta architecture, this task maps to a single hardware-accelerated instruction. For the latter reduce operation, the application is more straightforward. Consider, for instance, the implementation of a reduction, where we used shuffling in the later stages to exploit intra-warp communication. The aggregate of different shuffle instructions can now be replaced with a single reduce instruction for the entire warp.

Lastly, another operation is made available that is strongly motivated by the introduction of ITS, and how it affects thread scheduling. With ITS, threads may no longer progress in lockstep, diverge, and reconverge somewhat arbitrarily. `__activemask` is a special warp primitive, since it does not include synchronization, and no mask must be provided. This means that it can be called without knowing which threads will be calling it. `__activemask` returns a set of threads about which it makes no concrete guarantees, other than that these threads are converged at the point where `__activemask` is called. If the result of this function is used as a mask, other warp-level primitives can use it to opportunistically form groups of threads that are currently converged to optimize particular computations. All of these new instructions are helpful, but they also illustrate something else: getting optimal performance out of the GPU is getting more and more intricate. Comparably simple goals, like the one realized in the example we just gave, require a lot of careful design, correct handling, and interpreting of bitmasks, and remembering the individual optimizations that can be done in

hardware. This may seem discouraging, especially for newcomers to CUDA. However, in addition to exposing these new low-level operations, CUDA also now provides developers with a helpful new library called cooperative groups, which encapsulates these behaviors but abstracts the low-level details for improved usability.

## References

- [KKM\*18] KERBL B., KENZEL M., MUELLER J. H., SCHMALSTIEG D., STEINBERGER M.: The broker queue: A fast, linearizable fifo queue for fine-granular work distribution on the gpu. In *Proceedings of the 2018 International Conference on Supercomputing* (New York, NY, USA, 2018), ICS '18, Association for Computing Machinery, p. 76–85. URL: <https://doi.org/10.1145/3205289.3205291>, doi:10.1145/3205289.3205291. 3
- [KKS\*17] KERBL B., KENZEL M., SCHMALSTIEG D., SEIDEL H.-P., STEINBERGER M.: Hierarchical bucket queuing for fine-grained priority scheduling on the gpu. *Computer Graphics Forum* 36, 8 (2017), 232–246. URL: <https://onlinelibrary.wiley.com/doi/abs/10.1111/cgf.13075>, arXiv:<https://onlinelibrary.wiley.com/doi/pdf/10.1111/cgf.13075>, doi:<https://doi.org/10.1111/cgf.13075>. 3
- [KKSS15] KERBL B., KALKOFEN D., STEINBERGER M., SCHMALSTIEG D.: Interactive disassembly planning for complex objects. *Comput. Graph. Forum* 34, 2 (may 2015), 287–297. URL: <https://doi.org/10.1111/cgf.12560>, doi:10.1111/cgf.12560. 3
- [KKSS17] KERBL B., KENZEL M., SCHMALSTIEG D., STEINBERGER M.: Effective static bin patterns for sort-middle rendering. In *Proceedings of High Performance Graphics* (New York, NY, USA, 2017), HPG '17, Association for Computing Machinery. URL: <https://doi.org/10.1145/3105762.3105777>, doi:10.1145/3105762.3105777. 3
- [KKSS18] KENZEL M., KERBL B., SCHMALSTIEG D., STEINBERGER M.: A high-performance software graphics pipeline architecture for the gpu. *ACM Trans. Graph.* 37, 4 (jul 2018). URL: <https://doi.org/10.1145/3197517.3201374>, doi:10.1145/3197517.3201374. 3
- [KKT\*18] KENZEL M., KERBL B., TATZGERN W., IVANCHENKO E., SCHMALSTIEG D., STEINBERGER M.: On-the-fly vertex reuse for massively-parallel software geometry processing. *Proc. ACM Comput. Graph. Interact. Tech.* 1, 2 (aug 2018). URL: <https://doi.org/10.1145/3233303>, doi:10.1145/3233303. 3
- [KMK\*18] KERBL B., MÜLLER J., KENZEL M., SCHMALSTIEG D., STEINBERGER M.: A scalable queue for work distribution on gpus. *SIGPLAN Not.* 53, 1 (feb 2018), 401–402. URL: <https://doi.org/10.1145/3200691.3178526>, doi:10.1145/3200691.3178526. 3
- [MJK\*21] MURTURI I., JIA C., KERBL B., WIMMER M., DUSTDAR S., TSIGKANOS C.: On provisioning procedural geometry workloads on edge architectures. In *Proceedings of the 17th International Conference on Web Information Systems and Technologies - WEBIST*, (2021), INSTICC, SciTePress, pp. 354–359. doi:10.5220/0010687800003058. 3
- [MKD\*15] MOHR P., KERBL B., DONOSER M., SCHMALSTIEG D., KALKOFEN D.: Retargeting technical documentation to augmented reality. In *Proceedings of the 33rd Annual ACM Conference on Human Factors in Computing Systems* (New York, NY, USA, 2015), CHI '15, Association for Computing Machinery, p. 3337–3346. URL: <https://doi.org/10.1145/2702123.2702490>, doi:10.1145/2702123.2702490. 3
- [SKB\*14] STEINBERGER M., KENZEL M., BOECHAT P., KERBL B., DOKTER M., SCHMALSTIEG D.: Whippetree: Task-based scheduling of dynamic workloads on the gpu. *ACM Trans. Graph.* 33, 6 (Nov. 2014). URL: <https://doi.org/10.1145/2661229.2661250>, doi:10.1145/2661229.2661250. 3
- [SKK\*12] STEINBERGER M., KAINZ B., KERBL B., HAUSWIESNER S., KENZEL M., SCHMALSTIEG D.: Softshell: Dynamic scheduling on gpus. *ACM Trans. Graph.* 31, 6 (Nov. 2012). URL: <https://doi.org/10.1145/2366145.2366180>, doi:10.1145/2366145.2366180. 3
- [WMPS20] WINTER M., MŁAKAR D., PARGER M., STEINBERGER M.: Ouroboros: Virtualized queues for dynamic memory management on gpus. In *Proceedings of the 34th ACM International Conference on Supercomputing* (New York, NY, USA, 2020), ICS '20, Association for Computing Machinery. URL: <https://doi.org/10.1145/3392717.3392742>, doi:10.1145/3392717.3392742. 3
- [WMZ\*18] WINTER M., MŁAKAR D., ZAYER R., SEIDEL H.-P., STEINBERGER M.: faimgraph: High performance management of fully-dynamic graphs under tight memory constraints on the gpu. In *High Performance Computing, Networking, Storage and Analysis* (2018), SC '18. 3